mirror of
https://github.com/jkdansereau/goldeneye-pc-port.git
synced 2026-10-24 00:02:45 +02:00
kholdfuzion
a6f7d68edb
Former-commit-id: bed7f1bddb7af09c0f288c1150c6b1c5c106e3be [formerly 02402a0b62d22bfba17d6dfef2f443c1500b450a] [formerly 93bff37d83bad8297647c88c0b42afe81ed277e7 [formerly 08274c78a878dba3fa13551e009ca7aba6528beb]] Former-commit-id: f66285070e26f0193e87c728c4a0d3913e9a6868 [formerly 85e3eb7005d566d372945751835e29205ff816b4] Former-commit-id: deff595044d44ac83b2a5c920a64abb2d97054f5
34 lines
966 B
C
34 lines
966 B
C
#ifndef _ULTRA64_RDP_H_
|
|
#define _ULTRA64_RDP_H_
|
|
|
|
/* DP Command Registers */
|
|
|
|
#define DPC_REG_BASE 0xA4100000
|
|
|
|
#define DPC_START_REG (*(vu32 *)(DPC_REG_BASE + 0x00))
|
|
#define DPC_END_REG (*(vu32 *)(DPC_REG_BASE + 0x04))
|
|
#define DPC_CURRENT_REG (*(vu32 *)(DPC_REG_BASE + 0x08))
|
|
#define DPC_STATUS_REG (*(vu32 *)(DPC_REG_BASE + 0x0C))
|
|
#define DPC_CLOCK_REG (*(vu32 *)(DPC_REG_BASE + 0x10))
|
|
#define DPC_BUFBUSY_REG (*(vu32 *)(DPC_REG_BASE + 0x14))
|
|
#define DPC_PIPEBUSY_REG (*(vu32 *)(DPC_REG_BASE + 0x18))
|
|
#define DPC_TMEM_REG (*(vu32 *)(DPC_REG_BASE + 0x1C))
|
|
|
|
|
|
/* DP Span Registers */
|
|
|
|
#define DPS_REG_BASE 0xA4200000
|
|
|
|
#define DPS_TBIST_REG (*(vu32 *)(DPS_REG_BASE + 0x00))
|
|
#define DPS_TEST_MODE_REG (*(vu32 *)(DPS_REG_BASE + 0x04))
|
|
#define DPS_BUFTEST_ADDR_REG (*(vu32 *)(DPS_REG_BASE + 0x08))
|
|
#define DPS_BUFTEST_DATA_REG (*(vu32 *)(DPS_REG_BASE + 0x0C))
|
|
|
|
|
|
/* Functions */
|
|
|
|
u32 osDpGetStatus(void);
|
|
void osDpSetStatus(u32 status);
|
|
|
|
#endif
|